RTL Design Engineer

Requirements:

• Digital Micro-architecture of complex IP and/or ASIC blocks
• Experience creating Verilog based designs from Scratch
• Experience developing AXI based IPs/ Blocks
• Good Lint/CDC/Synthesis check experience.

Experience: 4 to 6 years
Educational Qualification – BE/BTech or ME/MTech
Job Location: Chennai